

RESULT REGISTER FOR M.E ELECTRONICS & TELECOMMUNICATION (MICROELECTRONICS) SEMESTER - II EXAMINATION HELD IN MAY 2018 Course: Revised Course - 2013

eat No: 3201 P F	E OF ENGINEERING R No: 201209938		c: M	Nam	ie: A	AMBALLOOR ROSHUN GEORGE
Io Of Attempts: 1	.,,,,,		No Of Credits	Grad Obtai	de	SGPA
ASIC Design & FPG	SA	2000				
		Theory	4	BC	Р	
		IA	2	AA	Р	
Digital Signal Proce	ssors & Embedded S				0	
		Theory	4	BB	Р	3
B : (+ 1.17)	0 = 10/	IA	2	AB	P	
Design for Testabilit	ty & E-Waste Manage		4	ВС	Р	
		Theory	2	AO	Р	
Danasaan Arabitaat	ure & Parallel Proces		2	70		
Processor Architect	ure & Faraller Froces	Theory	4	FF	F	
		IA	2	AB	P	
Maman, Docian			2	710		
Memory Design		Theory	4	BB	P	
		IA	2	AA	P	
Parallel Processing	Lah	16.3	-	, , ,	10	
rataliel Flocessing	Lus	IÀ	2	AB	P	
		Practical	2	AB	P	
FPGA & Embedded	Systems Lab					
11 O/ C Embedded	Cystomo Las	IA	2	AA	P	
		Practical	2	AA	P	
		Total:	38	000000 A 44400	MAN-LASTONNE	6.84 F
enjagassan organism en del sinkerek kelkelek kildek kildek kildek kelkelek san san san san san san san san san		www.com.nacranienostenostenostenostenostenostenostenost		LIPATER SAFETY SOLVESTION TO LIBERTY	NICESCO PERSON	FAILS
	R No: 201203266	Sex	x: F	Nam	ie: [DIVSEKAR PRAVISHA DINESH
o Of Attempts: 1			No Of	Grad		SGPA
			Credits	Obtai	ned	SGPA
						*
ASIC Design & FPC	§A	There	4	ΛD		
ASIC Design & FPG	SA	Theory	4	AB	Р	
	¥	IA	4 2	AB AA	P P	
	SA ssors & Embedded S	IA ystems	2	AA	Р	
	¥	IA ystems Theory	2	AA AB	P P	
Digital Signal Proce	essors & Embedded S	IA ystems Theory IA	2	AA	Р	
Digital Signal Proce	¥	IA ystems Theory IA ement	2 4 2	AA AB AA	P P P	
Digital Signal Proce	essors & Embedded S	IA ystems Theory IA ement Theory	2 4 2	AA AB AA BC	P P P	
Digital Signal Proce	ssors & Embedded S ty & E-Waste Manage	IA ystems Theory IA ement Theory	2 4 2	AA AB AA	P P P	
Digital Signal Proce	essors & Embedded S	IA ystems Theory IA ement Theory IA sing	2 4 2 4 2	AA AB AA BC AB	P P P	
Digital Signal Proce	ssors & Embedded S ty & E-Waste Manage	IA yystems Theory IA ement Theory IA sing Theory	2 4 2 4 2	AA AB AA BC AB	P P P P	
Digital Signal Proce Design for Testabili Processor Architect	ssors & Embedded S ty & E-Waste Manage	IA ystems Theory IA ement Theory IA sing	2 4 2 4 2	AA AB AA BC AB	P P P P	
Digital Signal Proce	ssors & Embedded S ty & E-Waste Manage	IA yystems Theory IA ment Theory IA sing Theory IA	2 4 2 4 2	AA AB AA BC AB	P P P P	
Digital Signal Proce Design for Testabili Processor Architect	ssors & Embedded S ty & E-Waste Manage	IA yystems Theory IA ement Theory IA sing Theory	2 4 2 4 2	AA AB AA BC AB AB	P	
Digital Signal Proce Design for Testabili Processor Architect Memory Design	essors & Embedded S ty & E-Waste Manage ure & Parallel Proces	IA ystems Theory IA ement Theory IA sing Theory IA Theory	2 4 2 4 2 4 2	AA AB AA BC AB AB AB AB BB	P P P P P P P	
Digital Signal Proce Design for Testabili Processor Architect	essors & Embedded S ty & E-Waste Manage ure & Parallel Proces	IA ystems Theory IA ement Theory IA sing Theory IA Theory IA	2 4 2 4 2 4 2	AA AB AA BC AB AB AB AB BB	P P P P P P P	
Digital Signal Proce Design for Testabili Processor Architect Memory Design	essors & Embedded S ty & E-Waste Manage ure & Parallel Proces	IA ystems Theory IA ement Theory IA sing Theory IA Theory IA	2 4 2 4 2 4 2	AA AB AA BC AB AB AB AB AB AA	P P P P P P P P P P P P P P P P P P P	
Digital Signal Proce Design for Testabilit Processor Architect Memory Design Parallel Processing	essors & Embedded S ty & E-Waste Manage ure & Parallel Proces	IA ystems Theory IA ement Theory IA sing Theory IA Theory IA	2 4 2 4 2 4 2 4 2	AA AB AA BC AB AB AB AB AB AB AB	P P P P P P P P	
Digital Signal Proce Design for Testabili Processor Architect Memory Design	essors & Embedded S ty & E-Waste Manage ure & Parallel Proces	IA ystems Theory IA ement Theory IA sing Theory IA Theory IA	2 4 2 4 2 4 2 4 2	AA AB AA BC AB AB AB AB AB AB AB	P P P P P P P P	
Digital Signal Proce Design for Testabilit Processor Architect Memory Design Parallel Processing	essors & Embedded S ty & E-Waste Manage ure & Parallel Proces	IA ystems Theory IA ement Theory IA sing Theory IA Theory IA IA Practical	2 4 2 4 2 4 2 2 2	AA AB AA BC AB AB AB AB AA		

7010812018

Anand Heren NB WB

P. Passes: F. Fails; A/ABS: Absent; N/NAP. Non Appearance; X/NE: Not Eligible: +: Grades Carried Over; SGPA: Semester Grade Point Average: CGPA: Cummulative Grade Point Average



GOA UNIVERSITY

Taleigao Plateau, Goa 403 206

RESULT REGISTER FOR M.E ELECTRONICS & TELECOMMUNICATION (MICROELECTRONICS) SEMESTER - II EXAMINATION Course: Revised Course - 2013 HELD IN MAY 2018

DLLEGE: GOA COLLEGE OF ENG eat No: 3203 PR No: 20		: F	Nam	e: JC	SHI SHRUTI	ASHOK			
	71307072								
Of Attempts: 1		No Of Credits	Grad Obtai		SGPA				
ASIC Design & FPGA		Ciedits	Obtai	ileu					
ASIC Design & Tron	Theory	4	ВВ	Р					
	IA	2	AA	Р					
Digital Signal Processors & E		-		10					
Digital Signal Processors & E	Theory	4	AB	P					
	IA	2	AA	P			Ę.		
5 T 1 LT 0 F W			701						
Design for Testability & E-Was		4	AB	Р					
	Theory	4	AA	P					
-	IA.	2	~~						
Processor Architecture & Para			Λ Λ	D					
	Theory	4	AA	Р					
	IA	2	AA	Р					
Memory Design	993 Society			_					
	Theory	4	AB	P					
	IA	2	AO	Р					
Parallel Processing Lab									
	IA	2	AB	P					
	Practical	2	AB	P					
FPGA & Embedded Systems	Lab								
	IA	2	AA	P					
	Practical	2	BB	P					
	Practical	2							
	96.000600 000000 00000000000000000000000	38	Marchine deservations and the second	*****************	8.32 F)	un studenden den Britania de Britania	NAME OF THE PARTY	er conse
	Total:	04/14/3449/44/34/31 6A T C Z T P M C GOCT # P T T T C		***************************************	8.32 P PASSES		CONTRACTOR OF THE STREET OF TH		ez-casani
eat No : 3204 PR No : 20	Total:	04/14/3449/44/34/31 6A T C Z T P M C GOCT # P T T T C			8.32 P PASSES HAN FARHEE			made discreption y 93,7,000,500,000 and not not determine the control of the cont	
eat No : 3204 PR No : 20 o Of Attempts : 1	Total:	38 <: F	Nam	e: Kl	PASSES HAN FARHEE				overtorvake
	Total:	38		e: Kl	PASSES				overtorwake
	Total:	38 <: F No Of	Nam Grad Obtai	e: Ki de ned	PASSES HAN FARHEE		unis presente de l'Antière de Lavrence		uniconida
Of Attempts: 1	Total:	38 <: F No Of	Nam Grad	e: Ki de ned	PASSES HAN FARHEE				proced was
Of Attempts: 1	Total: 01308908 Sex	38 C: F No Of Credits	Nam Grad Obtai	e: Ki de ned	PASSES HAN FARHEE		unius annual (1 de 6 de 6 de 6 de 6 de 7 de 6 de 7 de 6 de 7 de 6 de 7 de 7		
Of Attempts: 1 ASIC Design & FPGA	Total: 01308908 Sex Theory IA	38 C: F No Of Credits	Nam Grad Obtai	de: Kh de ned	PASSES HAN FARHEE		unio attivida de de deservida de la companio del la companio de la companio del la companio de la companio del la companio de la companio de la companio del la companio d		en de la companya de
Of Attempts: 1	Total: 01308908 Sex Theory IA	38 C: F No Of Credits	Nam Grad Obtai	de: Kh de ned	PASSES HAN FARHEE		Anna (1964 - 1964 - 1964 - 1964 - 1964 - 1964 - 1964 - 1964 - 1964 - 1964 - 1964 - 1964 - 1964 - 1964 - 1964 -		
ASIC Design & FPGA	Total: 01308908 Sex Theory IA Embedded Systems	38 C: F No Of Credits 4 2	Nam Grac Obtai BB BB	e: Kk de ned P	PASSES HAN FARHEE				anne (COnada
Of Attempts: 1 ASIC Design & FPGA Digital Signal Processors & E	Total: O1308908 Sex Theory IA Embedded Systems Theory IA	38 C: F No Of Credits 4 2	Nam Grac Obtai BB BB	e: Kh de ned P P	PASSES HAN FARHEE				en e
Of Attempts: 1 ASIC Design & FPGA	Total: Total: Theory IA Embedded Systems Theory IA ste Management	38 C: F No Of Credits 4 2	Nam Grac Obtai BB BB	e: Kh de ned P P	PASSES HAN FARHEE				and of his
Of Attempts: 1 ASIC Design & FPGA Digital Signal Processors & E	Theory IA Embedded Systems Theory IA ste Management Theory	38 C: F No Of Credits 4 2 4 2	Nam Grad Obtai BB BB	e: Kk de ned P P	PASSES HAN FARHEE				end yet buses
Digital Signal Processors & E Design for Testability & E-Wa	Theory IA Embedded Systems Theory IA ste Management Theory IA	38 C: F No Of Credits 4 2 4 2	Nam Grac Obtai BB BB AA BB	e: Kk de ned P P	PASSES HAN FARHEE				and the base
Of Attempts: 1 ASIC Design & FPGA Digital Signal Processors & E	Theory IA Embedded Systems Theory IA siste Management Theory IA rallel Processing	38 C: F No Of Credits 4 2 4 2	Nam Grac Obtai BB BB AA BB	e: Khide ned PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	PASSES HAN FARHEE				and the bush
Digital Signal Processors & E Design for Testability & E-Wa	Theory IA Embedded Systems Theory IA siste Management Theory IA rallel Processing Theory	38 C: F No Of Credits 4 2 4 2 4 2	Nam Grac Obtai BB BB AA BB BC AB	e: KH de ned P P P P P	PASSES HAN FARHEE				0.0000000000000000000000000000000000000
ASIC Design & FPGA Digital Signal Processors & E Design for Testability & E-Wa Processor Architecture & Par	Theory IA Embedded Systems Theory IA siste Management Theory IA rallel Processing	38 C: F No Of Credits 4 2 4 2	Nam Grac Obtai BB BB AA BB	e: Khide ned PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	PASSES HAN FARHEE				and of his
ASIC Design & FPGA Digital Signal Processors & E Design for Testability & E-Wa	Theory IA Embedded Systems Theory IA siste Management Theory IA rallel Processing Theory IA	38 C: F No Of Credits 4 2 4 2 4 2	Nam Grac Obtai BB BB AA BB BC AB	e: Khide ned PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	PASSES HAN FARHEE				
ASIC Design & FPGA Digital Signal Processors & E Design for Testability & E-Wa Processor Architecture & Par	Theory IA Embedded Systems Theory IA aste Management Theory IA rallel Processing Theory IA Theory	38 C: F No Of Credits 4 2 4 2 4 2 4 4 2	Nam Grac Obtai BB BB AA BB BC AB	e: Khide ned PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	PASSES HAN FARHEE				and colonial and
ASIC Design & FPGA Digital Signal Processors & E Design for Testability & E-Wa Processor Architecture & Par Memory Design	Theory IA Embedded Systems Theory IA siste Management Theory IA rallel Processing Theory IA	38 C: F No Of Credits 4 2 4 2 4 2	Nam Grac Obtai BB BB AA BB BC AB	e: Khide ned PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	PASSES HAN FARHEE				
ASIC Design & FPGA Digital Signal Processors & E Design for Testability & E-Wa Processor Architecture & Par	Theory IA Embedded Systems Theory IA siste Management Theory IA rallel Processing Theory IA Theory IA Theory IA	38 C: F No Of Credits 4 2 4 2 4 2 4 2	Nam Grac Obtai BB BB AA BB BC AB BC AB	e: Khide ned PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	PASSES HAN FARHEE				
ASIC Design & FPGA Digital Signal Processors & E Design for Testability & E-Wa Processor Architecture & Par Memory Design	Theory IA Embedded Systems Theory IA este Management Theory IA rallel Processing Theory IA Theory IA Theory IA	38 C: F No Of Credits 4 2 4 2 4 2 4 2 4 2 4 2	Nam Grac Obtai BB BB AA BB BC AB BC AB BC AB	e: Khide ned PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	PASSES HAN FARHEE				
ASIC Design & FPGA Digital Signal Processors & E Design for Testability & E-Wa Processor Architecture & Par Memory Design	Theory IA Embedded Systems Theory IA Iste Management Theory IA Fallel Processing Theory IA	38 C: F No Of Credits 4 2 4 2 4 2 4 2	Nam Grac Obtai BB BB AA BB BC AB BC AB	e: Khide ned PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	PASSES HAN FARHEE				
ASIC Design & FPGA Digital Signal Processors & E Design for Testability & E-Wa Processor Architecture & Par Memory Design	Theory IA Embedded Systems Theory IA Iste Management Theory IA rallel Processing Theory IA	38 No Of Credits 4 2 4 2 4 2 4 2 4 2 4 2	Nam Grac Obtai BB BB AA BB BC AB BC AB BC AB BC AB	e: Kitde ned PP PP PP PP PP	PASSES HAN FARHEE				
ASIC Design & FPGA Digital Signal Processors & E Design for Testability & E-Wa Processor Architecture & Par Memory Design	Theory IA Embedded Systems Theory IA Iste Management Theory IA rallel Processing Theory IA Theory IA Theory IA Theory IA Theory IA IA IA Practical IA	38 X: F No Of Credits 4 2 4 2 4 2 4 2 4 2 4 2 4 2 4 2 4 2 4	Nam Grac Obtai BB BB AA BB BC AB BC AB BC AB BC AB BC AB AA	e: Kit de ned PP	PASSES HAN FARHEE				
ASIC Design & FPGA Digital Signal Processors & E Design for Testability & E-Wa Processor Architecture & Par Memory Design	Theory IA Embedded Systems Theory IA Iste Management Theory IA rallel Processing Theory IA	38 No Of Credits 4 2 4 2 4 2 4 2 4 2 4 2	Nam Grac Obtai BB BB AA BB BC AB BC AB BC AB BC AB	e: Kitde ned PP PP PP PP PP	PASSES HAN FARHEE	N BANU			



RESULT REGISTER FOR M.E ELECTRONICS & TELECOMMUNICATION (MICROELECTRONICS) SEMESTER # II EXAMINATION HELD IN MAY 2018 Course: Revised Course - 2013

11220 11 111/11 2010					Course.	Revised (Jourse - 20
COLLEGE: GOA COLLEGE OF ENGINEERI	NG						
Seat No : 3205 PR No : 20120328	7 S	ex: F	Nam	e: NA	IK RUTHVI UDAY		
No Of Attempts: 1		No Of	Grad	40			
		Credits	Obtai		SGPA		
ASIC Design & FPGA		Orcans	Obtai	iica			
•	Theory	4	ВВ	Р			
	IA	2	AB	P			
Digital Signal Processors & Embedded		2	7,0				
Digital Digital Processors a Emboadas	Theory	4	BB	Р			
	IA	2	BB	P		ş.	
Design for Testability & E-Waste Mana		2	ВВ	-			
Design for restability & E-vvaste Mana	W-2000	4	00	_			
	Theory	4	CC	Р			
0	IA	2	BC	P			
Processor Architecture & Parallel Proc							
	Theory	4	BB	Р			
	IA	2	AB	P			
Memory Design							
	Theory	4	BB	P			
	IA	2	BB	Р			
Parallel Processing Lab							
	IA	2	AB	P			
	Practical	2	AB	P			
FPGA & Embedded Systems Lab							
	IA	2	AA	P			
	Practical	2	ВВ	P			
	Total:	38	48.1880 A.K.J.III. MARKSON IN 400403	CONCURRENCE SERVICES	7.05 P	constantion and cold observations.	Aine Vehiclasionen elle illes venicas sessa.
	i Otai.	00			PASSES		
eat No: 3206 PR No: 201203721	Se	x: F	Name	e: SH	ET SHRUTI VINAYAK	activity committee and a second control of the cont	and another foreign and a substitution of
o Of Attempts: 1		No Of	Grad				
		Credits	Obtair		SGPA		
ASIC Design & FPGA		Oreans	Obtain	ica			
	Theory	4	BB	P		9	
	IA	2	AB	P			
Digital Signal Processors & Embedded		_	, , ,				
Digital digital Frodebooks & Embedded	Theory	4	AA	Р			
	IA	2	AA	P			
Design for Toetability 9 E Maste Man-		4	AA	F			
Design for Testability & E-Waste Mana	S		50	0			
	Theory	4	BC	P			
	IA	2	AB	Р			
Processor Architecture & Parallel Proce	essing						

BB P

AA

вв AA

AB P

АВ P

AA

AB

Read By: Ph	Performance	Grade Points	Grade
Checked By :	Outstanding	10	AO
Checked by	Excellent	9	AA
2-1-1018	Very Good	8	AB
Date: 10 / 8	Good	7	ВВ
	Fair	6	вС
¥	Satisfactory	5	CC

Memory Design

Parallel Processing Lab

FPGA & Embedded Systems Lab

Aniketh Gaonkar Assistant Registrar-E(Proff.)

Prof. Anuradha Wagle Controller Of Examinations

7.79 P PASSES

Registrar

P: Passes; F: Fails, A/ABS: Absent; N/NAP: Non Appearance; X/NE: Not Eligible, +: Grades Carried Over; SGPA: Semester Grade Point Average CGPA: Cummulative Grade Point Average

Theory

Theory

Practical

Practical

Total:

2

2

2

2

38

IA

IA